

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
13 April 2006 (13.04.2006)

PCT

(10) International Publication Number  
**WO 2006/037231 A1**

(51) International Patent Classification:

*H02J 13/00* (2006.01) *H02J 3/16* (2006.01)  
*H02J 3/18* (2006.01)

(21) International Application Number:

PCT/CA2005/001537

(22) International Filing Date:

30 September 2005 (30.09.2005)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2479603 1 October 2004 (01.10.2004) CA

(71) Applicant and

(72) Inventor: **PATEL, Sureshchandra B.** [CA/CA]; 37  
Miller Street, Toronto, Ontario M6N 2Z6 (CA).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,

GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY,  
MA, MD, MG, MK, MN, MW, MX, MY, NA, NG, NI, NO,  
NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK,  
SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,  
VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,  
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,  
FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT,  
RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,  
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i))
- as to applicant's entitlement to apply for and be granted a  
patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the  
earlier application (Rule 4.17(iii))
- of inventorship (Rule 4.17(iv))

[Continued on next page]

(54) Title: SYSTEM AND METHOD OF PARALLEL LOADFLOW COMPUTATION FOR ELECTRICAL POWER SYSTEM



Invention: flow-chart of Gauss-Seidel-Patel Loadflow Algorithm-2a

(57) Abstract: A method for performing load flow computations for controlling voltages and power flow in a power network by optimizing the power network operations. On-line power data is obtained about the present condition of the switches/circuit breakers and load-flow computation is carried out for controlling power flow using a control means, so that no component of the power network is overloaded as well as for controlling voltages so that there is no overvoltage/undervoltage at any nodes in the network following a small or large disturbances.

WO 2006/037231 A1



— *as to non-prejudicial disclosures or exceptions to lack of novelty (Rule 4.17(v))*

— *with a declaration as to non-prejudicial disclosures or exceptions to lack of novelty*

**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*